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Introduction
The switching converters have become an important part of nearly every electronic system, such as mobile phones, tablets or computers. One of the widely used switching converter topology is the buck converter used for converting high input voltage into a lower output voltage. The buck converter uses a coil to transfer current from the input to the output. This current is often measured for various purposes, e.g. for over-current protection or for regulation when a current control loop is employed.
Several approaches for current sensing exist [1] [2] . When the power MOS transistors are integrated on-chip the copy or sense MOS technique is used [3] [4] [5] . For applications with off chip power transistors other techniques measuring coil current must be used.
One way of measuring coil current uses a sensing resistor in series with the coil as depicted in Fig. 1a . This has the disadvantage of introducing additional loss into the system and lowering overall efficiency. Other method uses the parasitic resistance of the coil (DCR) to measure the current [1] . This is done by adding a filter in parallel to the coil as shown in Fig. 1b , where R L represents a DC resistance of the coil. If the following condition holds
then the voltage on the capacitor is proportional to the inductor current as filter-based sensing on coil resistance.
One of the circuits sensing coil current is presented in [6] , this solution cannot be used for high voltage sensing as it is limited by the capability of the standard voltage components. The sensing circuit presented in [7] requires an operational amplifier with both high voltage input and output. This complicates design because all the basic structures must be cascoded with high voltage components. The same principle is also used in [8] , where the current sensors uses the current shunt monitor chip INA139. The circuit in [9] uses instrumentation amplifier to sense the coil current, however it still requires high voltage operational amplifiers. Another solution [10] uses capacitors to sample the input voltage but it requires capacitors with high voltage capability available in the given process.
In this paper a novel current sensor with high voltage input is presented. It is based around a differential-difference current conveyor (DDCC) with only one input stage with high voltage requirements thereby reducing the number of high voltage components, area and design effort. The circuit description is presented in Sec. 2, achieved results can be found in Sec. 3 and conclusion follows in Sec. 4.
Proposed Circuit
The block diagram of the proposed current sensor is shown in Fig. 3 . The basic building block is the DDCC [11] with multiple outputs which is described in ideal form as
where I off is internally added offset current to allow simple bidirectional signal processing by the subsequent circuitry and the gain α equals 1 for a traditional DDCC. The detailed analysis of the DDCC behaviour has been carried in [11] . For accurate α the internal feedback loop must have a sufficient gain, this is guaranteed by cascoding of the current mirrors. Another major source of inaccuracy are the nonlinearities of the transconductance stages. These lead to complex expressions with little insight, however, for the given application they are tolerable as will be shown in the simulation results.
The sensed voltage difference on the R sense is copied by the DDCC onto a resistor R copy , therefore the output currents are proportional to the coil current as
The output currents are identical and can be easily added and scaled according to the various needs of the application. The V bias is a constant inaccurate voltage selected in the common mode range of the inputs. To save the application board space and reduce component count the resistor R copy is implemented on-chip. However, the technological spread of the resistor leads to the inaccuracy of the gain. This is compensated by trimming the gain α as will be described further. The schematic of the proposed DDCC can be found in Fig. 2 . The circuit employs two 3.3 V differential pairs denoted as high voltage (HV) and low voltage (LV) owing to the voltage levels they are processing. The HV pair is composed of transistor M1-M2 and the LV pair is composed of transistors M3-M4. The current from the two differential pairs is summed by the folded cascode (M7-M8, M10-M15) followed by a second gain stage (M9, M16-M17), voltage follower M20 completes the feedback loop around the low voltage differential pair. The current mirrors M23-M28 copy the current through terminal X to the outputs Z1 and Z2. Current source M21-M22 adds an offset current I off for bidirectional operation.
The HV differential pair is biased from the HV supply by means of the current mirror M29-M32 where the cascodes are based on DMOS transistors. To sustain high voltage the HV differential pair is cascoded by DMOS transistors M5-M6. In order to not load differential pair or its biasing a separate circuit composed of M33-M38 is used to bias the gates.
The M33-M35 form a differential pair with M33 and M34 averaging the input voltage.
The transfer of the voltage from the HV input pair to the node X is given by the ratio of the transconductances of the two differential pairs, i.e.
The mismatch between the two differential pairs and their bias current will cause mismatch between the two transconductances. This together with the process variations of the internal resistor R copy will lead to the gain inaccuracy. Both of these effects can be trimmed by using the relation for α and trimming the transconductance of the HV stage. This is done by varying the bias current of the HV stage since to a first degree the transconductance is proportional to the bias current [12] . The bias current is set by the gain trimming DAC and mirrored by the HV current mirror M29-M32.
The gain trimming DAC is depicted in Fig. 4 . It is based on binary scaled current sources with added offset current. The typical current value is 24 µA with a trimming range spanning from 16 µA to 31 µA.
Implementation and Results
The proposed current sensor was realized in 0.35 µm BCD technology from STMicroelectronics. The area of the current sensor is 0.387 × 0.345 mm 2 as can be seen in Fig. 5 . The LV part is supplied from an on-chip 3.3 V regulator whereas the HV part is supplied from the input voltage of the DC-DC converter which can go as high as 40 V. For a typical input voltage of 12 V the circuit consumes 3.2 mW. Fig. 6 shows the simulated transfer characteristics for different trimming combinations. The gain trimming range is within ±22 % with a step about 2.8 %. This is sufficient to trim the process variation of the internal resistor R copy which is the major contributor of the gain variation. Due to the nonlinear dependence of g m on I D the linearity of the sensor deteriorates with the trimming going further from the default value. This can be seen on the nonlinearity characteristics in Fig. 7 . However in the given application the input differential voltage usually does not exceed 20 mV for which the error caused by the nonlinear behaviour of the current sensor does not exceed 0.2 %. The AC gain and phase response from the input terminal to the X node are in Fig. 8 . The bandwidth reaches 50.9 MHz. The proposed circuit was taped-out as part of a fourphase buck DC-DC converter whose application board is in Fig. 9 . The output of the current sensor is used for overcurrent protection and for balancing the current evenly among all the phases. Although the current sensor could not be measured directly the operation can be verified by the balancing function of the system, as shown in Fig. 10 . The waveforms labeled IL1, IL2 and IL4 are coil currents corresponding to three of the phases and are sensed by the described circuit as in Fig. 3 . The same average currents of the phases show correct operation of the circuit. 
Conclusion
In this paper a new circuit for coil current sensing in high voltage DC-DC converters has been presented. A method for gain trimming based on transconductance variation of the input stage has been described.
The proposed solution has no static input current and the usage of high voltage components is limited to the input stage thereby reducing power consumption and silicon area. This is in contrast with traditional approaches, such as [7] [8] [9] , where the operational amplifier has to be designed with both the input and output stages able to sustain high voltage. Another approach presented in [10] requires high voltage capacitors and the need for reset phase further complicates design and top-level integration. On the other hand, the presented sensor does not employ any special components but the standard CMOS and DMOS transistors present in any BCD type technology. Also the continuous operation simplifies integration with the rest of the application.
The circuit has been implemented in STMicroelectronics 0.35 µm BCD technology and occupies area of 0.134 mm 2 . It has been integrated as part of a multi-phase DC-DC converter and its function has been verified. The proposed solution is suitable for DC-DC converters with external power MOS transistors where traditional sensors based on copy MOS transistors are not possible as one cannot effectively match integrated transistors with external ones from a different lot or possibly a different technology.
